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Abstract—Reversible computation is gaining increasing rele-
vance in the context of several post-CMOS technologies, the
most prominent of those being Quantum computing. One of
the key theoretical problem pertaining to reversible logic syn-
thesis is the upper bound of the gate count. Compared to
the known bounds, the results obtained by optimal synthesis
methods are significantly less. In this paper, we connect this
problem with the multiplicative complexity analysis of classical
Boolean functions. We explore the possibility of relaxing the
ancilla and if that approach makes the upper bound tighter.
Our results are negative. The ancilla-free synthesis methods by
using transformations and by starting from an Exclusive Sum-of-
Product (ESOP) formulation remain, theoretically, the synthesis
methods for achieving least gate count for the cases where the
number of variables n is < 8 and otherwise, respectively.
1. INTRODUCTION
A Boolean function f is of the form f : {0, 1}n → {0, 1}
(or equivalently f : Vn2 → V2). The output of the Boolean
function f can be represented as a string s of ones and zeros.
It can also be represented as a multivariate polynomial over
GF (2). This polynomial can be expressed as an exclusive
disjunction (⊕) of a constant a0 and one or more conjunctions
of the function argument. This is called the Exclusive Sum-Of-
Product (ESOP) representation. An alternative representation
of the ESOP form is known as the Algebraic Normal Form
(ANF). The general ANF for a function f(x1, .., xn) over n-
variables can be written as,
f(x1, .., xn) =a0 ⊕ a1x1 ⊕ · · · ⊕ aixi ⊕ · · · ⊕ anxn
⊕ · · · ⊕ a1,2,...,nx1x2 · · ·xn
Reversible and Irreversible Boolean functions: An n-
variable vectorial Boolean function is termed reversible if
all its output patterns map uniquely to an input pattern and
vice-versa. It can be expressed as an n-input, n-output bijec-
tion or alternatively, as a Boolean permutation function over
the truth value set {0, 1, . . . , 2n−1}. An irreversible Boolean
function firr : {0, 1}n → {0, 1}m with n 6= m can also
be made reversible with the help of additional output lines,
which adds distinguishing patterns to the irreversible output.
Correspondingly, additional inputs are added. If an input line
is constant-initialized and the constant is recovered after the
circuit execution then, it is termed as ancilla. Otherwise, it is
termed as garbage.
A. Reversible Logic Synthesis
Reversible Boolean logic synthesis is achieved with the
help of reversible logic gates. The gates are characterized
by their implementation cost in quantum technologies, which
is denoted as the Quantum Cost (QC). A reversible gate
library is a complete set of reversible gates which can be
used to implement any reversible circuit. For example the set
of NOT, CNOT, controlled-V and Controlled-V +, known as
NCV, is a reversible gate library widely used in the literature.
Recently, there has been a significant research activity towards
the realization of quantum circuits using Clifford+T gates,
considering the importance of fault tolerance in quantum
computing. Efficient synthesis for NCV circuits [1], Clif-
ford+T circuits [2] and mapping of NCV circuits to Clifford+T
gates [3] have been proposed in the literature. Few gates from
these libraries are outlined below. For detailed discussion on
primitive quantum gates and their universality, readers may
refer to [4], [5].
• NOT gate: This is represented using the matrix
(
0 1
1 0
)
.
• CNOT gate: CNOT(a, b)=(a, a ⊕ b). This gate can be
generalized with Tofn gate, where first n − 1 variables
are used as control lines. Generalized Toffoli gates form
an universal reversible logic gate library, termed as MCT
gate library.
• Hadamard gate: The unitary transformation for Hadamard
gate is, 1√
2
(
1 1
1 −1
)
.
• T gate: The unitary transformation for this gate is,
( 1 0
0 e
ipi
4
)
.
• Phase gate: Also denoted by S and performs the unitary
transformation of
(
1 0
0 i
)
. NOT, CNOT, Hadamard, S and
S+ gates together form the Clifford gate family.
• Toffoli gate/CCNOT gate: The gate flips the target if both
the control lines are set: Tof(a, b, c) = (a, b, c⊕ ab).
B. Cost Models
For evaluating the performance of the synthesis tools and
benchmark circuit implementations, different cost models have
been proposed in the literature. The most basic cost model is
the number of reversible logic gates needed for the implemen-
tation. These logic gates could be, with rather large number
of control lines, such as, for Multiple-Control Toffoli gates
(MCT) or Mixed-Polarity Multiple Control Toffoli (MPMCT)
gates. To closely reflect the cost in terms of quantum gates,
the QC value is computed for each of these gates, which
is nothing but the number of 2-qubit gates [6] needed to
implement these circuits. In recent fault-tolerant Quantum
circuit implementations, the cost is estimated in terms of T-
count, corresponding to the Cliffort+T realization. Logical
depth or T-depth.
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Finally, considering the cost and difficulty of implementing
large number of qubits, one performance indicator is the total
number of lines or ancilla/garbage count. It is well-known
that there exists a trade-off between gate count/QC and ancilla
count [7], [8]. It is trivial to show that with increasing ancilla
count, MCT gates with smaller control lines can be realized,
thereby establishing a clear trade-off between QC and ancilla.
However, it not clear if such a trade-off exists for gate count
vs ancilla.
2. BACKGROUND
For theoretical as well as practical interests, several re-
searchers worked towards establishing the bounds on the gate
count for reversible circuits. For selective classes of Boolean
functions, much lower upper bound compared to generic
Boolean functions has been reported in [9]. For reversible
circuits of practical interest, e.g., modulo-exponentiation, ad-
dition, reversible circuit implementation with parameterized
upper bounds have been established [10], [11]. We outline
the major results in the gate count upper bound for different
synthesis methods.
A. Upper Bound for Transformation-based Synthesis Methods
The gate cost upper bound for transformation-based synthe-
sis methods, for n-variable reversible logic circuits, have been
reported as following for two different gate libraries.
Lemma 2.1: The upper bound of gate count for MMD [12]
using MPMCT library is (n− 1)2n + 1 [13], [1].
Lemma 2.2: The upper bound of gate count for MMD [12]
using MPMCT(+Fredkin gate) library is (n−2)2n+2+n [1].
B. Upper Bound for BDD-based Synthesis Methods
The Binary Decision Diagram (BDD)-based synthesis
method, originally proposed in [14], observed an gate count
upper bound of 3.2n. Note that this method generates high
number of ancilla, which is in the order of O(2n). By
utilizing a bi-conditional decomposition, for selective Boolean
functions, a tighter upper bound is proposed in [15], however,
the worst-case upper bound remains the same for generic
Boolean functions. Ancilla-free reversible logic synthesis for
BDDs has been proposed recently [16], which does not report
any theoretical bounds so far.
C. Upper Bound for ESOP-based Synthesis Methods
The tightest upper bound for reversible circuits have been
reported in [17] following a mix of Young subgroups and
Exclusive Sum-Of-Products (ESOP)-based synthesis approach.
In the first phase of the synthesis with young subgroups, it
is established that an n-variable reversible function can be
implemented with a circuit of (2n − 1) single target gates.
Further, it was shown that, an n-variable single target gate can
be realized with at most 29 · 2n−8 MPMCT gates, if n ≥ 8.
Therefore, the gate count upper bound for the reversible circuit
is 29 · 2n−8 · (2n − 1) MPMCT gates, if n ≥ 8. The upper
bound of the single target gate implementation is established
by using a result from [18]. Note that this method does not
require any ancilla line.
For the rest of the paper, we will closely follow the
above synthesis method and focus on the complexity of a
single-output Boolean function. We will assume the single
target distribution obtained from Young subgroup method [17]
and concentrate on the functional decomposition approach of
Boyar et al [19] to check for potential improvements.
D. Multiplicative Complexity
In parallel with the efforts for enumerating the reversible
circuit complexity, progress in the analysis of classical
Boolean functions in terms of multiplicative complexity is
reported [19]. The primary application for this analysis has
been towards the design of cryptographic primitives, though.
Definition 2.3: The multiplicative complexity C∧(f) of a
Boolean function is the minimum number of multiplications
(AND-gates) that are sufficient to evaluate the function over
the basis (∧,⊕,¬).
It has been established that the multiplicative complexity
of functions having degree d is at least d − 1 [20] and the
multiplicative complexity of a randomly selected n-variable
Boolean function is at most 2
n
2+1 − n/2− 2 (n even) [19].
Intuitively, multiplicative complexity of a Boolean function
has some correspondence with the Toffoli gate. The number
of AND gates in a single term of ESOP expression represents
the number of control lines in a Toffoli gate. In the following
sections, we follow the same approach of the derivation of
multiplicative complexity and explore if it reduces the theo-
retical upper bound of gate count compared to the currently
known bounds.
3. UPPER BOUNDS VIA MULTIPLICATIVE COMPLEXITY
ANALYSIS
In this section, we first revisit the function decomposition
approach used in [17, Section 4] from a mathematical perspec-
tive. We show that their work can be described as solving a
linear recurrence of the form:
f(n) = 2f(n− 1) + 2
with the initial conditions f(5) = 10, f(4) = 4.
The reason for adopting the recurrence relation, f(n) =
2f(n − 1) + 2 is described in second paragraph of the proof
of [17, Theorem 1], so we skip that part. The case for f(5) is
described in [21], which is cited in [17].
Now, assume that, we want to solve: f(n) = 2f(n−1)+2.
We substitute n by n+1 to yield, f(n+1) = 2f(n)+2. Now,
subtracting, we get f(n + 1) − f(n) = 2f(n) − 2f(n − 1)
=⇒ f(n+ 1) = 3f(n)− 2f(n− 1).
Hence, the characteristic equation is: x2 = 3x−2 =⇒ (x−
2)(x−1) = 0 =⇒ x = 1, 2, and hence, f(n) = α·1n+β ·2n,
where α, β are constants to be determined from the initial
conditions.
Now, given that, f(5) = 10, f(4) = 4, we generate the
linear equations: f(5) = α+ 32β = 10, f(4) = α+ 16β = 4,
which gives, α = −2, β = 38 = 3 · 2−3.
Therefore, f(n) = −2 + 3 · 2−3 · 2n = 3 · 2n−3 − 2.
A. Based on Function Decomposition
A recursive decomposition procedure can be used for sys-
tematic implementation of reversible Boolean functions. From
a given ESOP form, three following functional decompositions
can be applied.
f = xi · fxi=0 ⊕ xi · fxi=1 (1)
f = fxi=0 ⊕ xi · fxi=2 (2)
f = fxi=1 ⊕ xi · fxi=2 (3)
where fxi=2 = fxi=0 ⊕ fxi=1. These are known as Shannon,
positive Davio and negative Davio decompositions respec-
tively. Here, we adopt the positive Davio decomposition. The
Shannon decomposition leads to a 2-MCT gate implemen-
tation, whereas both positive Davio and negative Davio can
be realized with a single MCT or MPMCT gate respectively.
Given a Boolean function f : Fn2 7→ F2 in its ESOP represen-
tation, we implement (∧ and ⊕ gates) it with MCT gate library
only. We denote the MCT gate complexity of f by M(f).
In [19, Lemma 5], it was proved that it requires at most
2n − n − 1 AND (∧) gates for realizing all the positive
minterms of n Boolean variables. In that, authors proposed
a circuit of alternating ∧ and ⊕ gates. It is evident that this
set of all possible minterms can also be implemented with
only MCT gates, when 0-initialized ancilla lines are used. A
representative implementation is shown in the following Fig. 1.
This requires 2n − n− 1 MCT gates and total 2n − 1 lines.
x1 • • • x1
x2 • • • x2
x3 • • • x3
0 f = x1x2
0 f = x1x3
0 f = x2x3
0 f = x1x2x3
Fig. 1. Implementation of Minterms
Lemma 3.1: If all the positive minterms of n variables are
computed, then, for realizing r different n-variable Boolean
functions over the basis (∧,⊕, 1), at most r( 2n−12 − 1) MCT
gates are needed.
Proof: Every function {fi|1 ≤ i ≤ r} from the above set
of r functions can use a set of positive minterms to prevent
formation of sharing co-factors. To begin with, we assume
that the MCT of all minterms (except constant function) is
computed, which requires 2n − 2 MCT gates. Further, the
minterm 0 is made available as an ancilla line. Therefore, for
computing each function, we need to look into the complete set
and the zero set. In either case, the target function will never
require more than half of the minterms to undergo exclusive-
OR operation. However, if we assume that f1 to need half of
the minterms and f2 to need the other half, there is a possibility
that f3 will require a few more minterms from the f1 and a
few minterms from f2. In that way, storing the intermediate
functions will not be useful and we get an upper bound of
( 2
n−1
2 − 1) MCT gates for each of the functions.
We start with an idea similar to [19, Theorem 6]. Following
positive Davio decomposition, ∀f : Fn2 7→ F2, it is possible to
find f1, f0 : Fn−12 7→ F2 such that,
f(x1, x2, . . . , xn) = x1f1(x2, . . . , xn)⊕ f0(x2, . . . , xn).
Alternatively, it can be stated that, f is divided by x1, with f1
being the quotient and f0 being the remainder. For example,
if f(x1, x2, x3) = x1x2x3⊕ x1x2⊕ x2x3⊕ x1⊕ x2⊕ 1, then
f1(x2, x3) = x2x3 ⊕ x2 ⊕ 1 and f0(x2, x3) = x2x3 ⊕ x2 ⊕ 1.
Also, notice that both f0, f1 are of (at most) n− 1 variables.
Note that, if we can implement f1 and f0, then we can
readily implement f just by using one MCT gate (using x1, f1
as the control lines and f0 as the target line, as depicted in
Fig. 2).
x1 • x1
f1 • f1
f0 f = x1f1 ⊕ f0
Fig. 2. Implementation of f from f1 and f0 as inputs
Thus, we make the following observation:
M(f) ≤ 1 +M({f1, f0}),
where M({f1, f0}) denotes the MCT gate complexity of
f1, f0, combined. Therefore, we can express the MCT gate
complexity of an n-input function f in terms functions of
lower number of input variables. We can recursively use this
decomposition:
f =x1f1 ⊕ f0
=x1(x2f11 ⊕ f10)⊕ (x2f01 ⊕ f00)
=x1(x2(x3f111 ⊕ f110)⊕ x3f101 ⊕ f100)
⊕ (x2(x3f011 ⊕ f010)⊕ x3f001 ⊕ f000)
It can be noted that if we conduct this decomposition in steps
of 4 factors, instead of steps of 2, exactly the same number
of gates would be needed at the end. This is due to the fact
that the 4-factor decomposition, if implemented in reversible
circuit, would need 3 MCT gates.
In the above decomposition, at k-th step, we require 2k− 1
additional MCT gates other than the ones needed by the new
functions of lower input variables. Thus, after k-th step, we
can write:
M(f)
≤ 1 +M({f1, f0})
≤ 3 +M({f11, f10, f01, f00})
...
≤ (2k − 1) +M({fi1,i2,··· ,ik |i1, i2, . . . , ik ∈ {0, 1}k}) (4)
Note that, all functions {fi1,i2,··· ,ik | ii, i2, . . . , ik ∈ {0, 1}k}
are (at most) of n − k variables, hence, {fi1,i2,··· ,ik |
i1, i2, . . . , ik ∈ {0, 1}k} denotes some circuit with n − k
variables.
Therefore, using the lemma 3.1 (here, r = 2k) and the MCT
gate count for the minterm constructions, in equation 4, we
can write
M(f)
≤ (2k − 1) +M({fi1,i2,··· ,ik |i1, i2, . . . , ik ∈ {0, 1}k})
≤ (2k − 1) + {2n−k − (n− k)− 1}+ 2k{2
n−k − 1
2
− 1}
≤ (2k − 1) + {2n−k − (n− k)− 1}+ 2n−1 − 3 · 2k−1 (5)
Assuming k = n/2 to be the point, where we stop the
functional decomposition and construct the functions from the
available positive minterms, we obtain
M(f) ≤ 2n−1 + 2n/2−1 − n/2− 2 (6)
This leads to an overall MCT gate complexity of
(2n− 1)(2n−1 + 2n/2−1 − n/2− 2) (7)
by following the Young subgroup decomposition. Correspond-
ing bound for the garbage count is O(2n/2), which is intro-
duced for the minterm construction and for the realization of
the functions once the decomposition procedure is stopped.
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Fig. 3. Upper Bound of MCT Gate Complexity
B. Discussion
It can be noted that the MCT gate complexity, derived
through the approach of [19] is worse compared to that of
the transformation-based method (for n < 8) and the ESOP-
based method (for n ≥ 8) (see Fig. 3). This leads to the
conclusion that introducing ancilla/garbage lines does not lead
to any reduction in the gate count complexity, if functional de-
composition approach is followed. On the other hand, different
complexity bounds in different synthesis approaches indicate
that it might be beneficial to adopt a hybrid synthesis approach
for reversible circuit realization.
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